Fin-FET based power optimized and latency improved decoder design using 7nm

¹Thoram Saran Kumar, ²Dr Pankaj Gupta

¹Ph. D Scholar, Dept. of E.C.E, NIILM University, Kaithal, Haryana. ²Guide, Assistant professor, Dept. of E.C.E, NIILM University, Kaithal, Haryana.

ABSTRACT: Two efficient decoders designs with a novel selective precharge circuit have been proposed in this paper using 7nm FinFET technology. Back end designing in VLSI is a very important topic of research as the need of low power devices is in high demand, it is necessary to take action on circuits to reduce the power consumption from initially used conventional circuits. Decoder is an important circuit in the field of electronics and communication. Initially, CMOS logic is used for making decoder which utilizes 20 transistors and in mixed logic, same logic can be created using 14 or 15 transistor, but power consumption is still high. This thesis, FinFET based mixed logic line decoders for low power and high speed applications is proposed FinFET shows better results in terms of parameters such as Average Power Consumption, Delay, PDP and Voltage Source Power Dissipation. 2 to 4 and 4 to 16 decoders are made using MOSFET and FinFET Technology in 7nm.

Keywords: Decoder, FinFET, Short Gate, Power, delay; radiation induced single event transients; double-gate FinFETbased address decoder

INTRODUCTION: In recent years we are using CMOS technology for fabrication of IC's. The CMOS consists of both PMOS (pull-up network) and NMOS (pull-down network). This technology is used in fabrication of microprocessors, microcontrollers, static RAM and other digital circuits. In the applications such as image and signal processing, computer graphics, communication networks and digital applications the analog to digital and vice versa conversion is needed. To obtain these we are using encoding and decoding techniques. The encoding means the analog information is converted into binary form. The decoding means the coded value will be converted into original information. Based on types of applications different types of encoders and decoders are available. To achieve low power and

ISSN: 2278-4632 Vol-12 Issue-09 No.02 September 2022

less area of encoder &decoder design we are using innovative MOS structures called Fin-FET technology. FinFET technology is also called as Double- gate CMOS (DGCMOS) is very close to that of conventional CMOS process, with only minor disruptions, offering the potential for a rapid devolvement to manufacturing. The benefit of finFET's double gate structure exhibits in the maximizing of the gate-to-channel capacitance and minimization of the drain-to-channel capacitances. In past four decades CMOS scaling has offered improved performance from one technology node to the next. This in turn has brought smaller and faster digital systems. However, future bulk CMOS scaling faces considerable challenges due to material ad process technology limits [1]. According to the 2011 International Technology Roadmap for semiconductors (ITRS) [2], obstacles to the increased scaling of bulk CMOS include short-channel effects, sub-threshold leakage, gate dielectric leakage, and device-todevice variations. These obstacles affect circuit and system reliability. The aforementioned challenges will become more prominent as CMOS scaling approaches atomic and quantum mechanical physics boundaries [3]. Efforts to extend silicon scaling through innovations in materials and device structure continue. FinFETs, which are double-gate field effect transistors, are able to overcome these scaling obstacles [2, 4]. One of the most important features of FinFETs is that the front and back gates may be made independent and biased to control the current and the device threshold voltage [5].

In VLSI technology, as we know that it contains thousands of transistors in a single chip called Integrated circuits (IC) with an increase in transistor densities by the law of Moore's, also increasing the power consumption with higher clock frequency. Now the trade occurs, where we try to make efficient logic circuits to optimize the key factors like Power loss, leakage current, voltage source, etc through which we can make the device more efficient with low power consumption. VLSI occupies a comparatively a low area. The size of the circuits is lessened.

ISSN: 2278-4632 Vol-12 Issue-09 No.02 September 2022

LITERATURE SURVEY [1] D. Balobas N. this article introduces a mixed-logic line decoder framework consisting of door transmission logic, double-estate transistor logic and static CMOS. The 2-4 decoders display two story topologies: a topology with a 14-transistor pointing to limit the number of transistors and dispersion of energy and an topology of 15-transistors showing elevated energydeferment.. [2] Kazuo Taki, The review incorporates a few distinct perspectives, for example, circuit advancements, structure and amalgamation philosophies, applications and business use, and so forth. The circuit advancements and amalgamation strategies are generally assembled into two classes, one of which has a nearby connection to BDD, while different does not. Circuit advances are likewise classified into various tomahawks, For instance, differential or single-rail structure, NMOS or CMOS, static or dynamic circuit, and so forth. Along with these tomahawks classification, the highlights of each pass transistor logic family are explained. [3] Pooja Verma, This paper covers the two of these, the decoder and the multiplexer. In this work, planning of 2:1 MUX and MUX Based Decoder utilizing SCL (Source Coupled Logic) is finished. Power and estimation of current spike (Rail- to-Rail current) is found for the circuits. The Simulation is finished utilizing 180nm technology utilizing TANNER (Version 9.2) apparatus. [4] B. Madhuri, "This undertaking covers a mixed-logic line decoder design, gate logic, dualesteem pass transistor logic and static CMOS. The 2-4 decoders show two epic topologies. Finally, a wide range of relative zest recreations at the 32 nm shows that in virtually all instances the suggested circuit shows a remarkable increase in strength and delay. [5] D Komali, "This article introduces a strategy of a blended logic framework, combining the dual esteem logic transistor, transmission gate logic and the integral metal oxide haliconductor static structure approach. This shows that the circuits suggested have significantly improved energy and postponement, which in almost all instances are defeating CMOS.

Decoder using Fin-FET: NOR-BASED DECODERS: The NOR-based decoder has P-type transistors in the pullup network, termed as the precharge circuit which is activated to charge the word select lines. Depending on the applied address bits the N-type transistors in pull-down network discharge all select lines except the one which is to be selected, as all the transistors of that line are in OFF state. The

ISSN: 2278-4632 Vol-12 Issue-09 No.02 September 2022

precharge transistor is fed with the active-low clock pulse. When the clock pulse goes high, evaluation phase starts and only one select line remains charged in this phase [7], [8]. This can be observed from Fig.1 clearly. So we can say that a number of short circuit paths are always available between the supply and the ground terminal through pull-down network, because



Fig 1: Basic NOR Decoder Operation

for any given address bit combination, only one select line will have all pull-down transistors OFF, rest all word lines will have at least one pull-down transistor ON. This is a major drawback of basic NORbased decoder as it results in a huge amount of power consumption. To address this issue, designs were proposed in [7]–[10], but they add transistor overhead and make the circuit slow. Conventional 3:8 NOR decoder circuit is simulated using 32nm CG-FinFET technology in this work. The delay and average total power consumption of the circuit have been listed in TABLE III. Delay here is quantified as the time elapsed between the instants when the clock signal falls to 50% of VDD and the select line which is to be selected gets charged to 50% of VDD. Average total power is quantified as the product of supply voltage i.e. 0.9 volts with average current drawn from VDD terminal over the period of one clock cycle. The gate level schematic of the circuit is given in Fig.2.

ISSN: 2278-4632 Vol-12 Issue-09 No.02 September 2022

Decoder Design Using CG-FinFET: The continuous short circuit paths between the supply and the ground through pull-down network are the primary cause for huge power consumption in the basic NOR-based decoders. A better choice is there to connect selectively only a few of the word lines to the supply while other select lines remain discharged and isolated from the supply [7]. To address this issue, a novel precharge circuit based decoder is proposed. In this decoder circuit, extra PFinFETs are introduced in the pullup network. These PFinFET are driven with most significant bits (MSB) of the address. Fig.2 shows a 3:8 NOR decoder with proposed selective precharge scheme using common gate FinFET. a0, a1 and a2 are the address bits. out0, out1 to out7 are the word select lines. 1 GHz pulse is applied as the clock-pulse. When the clock-pulse goes low it turns on the first PFinFET connected to select lines. Out of 3 address bits 2 MSB's i.e. a2 and a1 are used to drive next two precharge PFinFETs connected to the select lines.

\mathbf{a}_2	\mathbf{a}_1	Select Lines Connected to Supply
0	0	out0, out1
0	1	out2, out3
1	0	out4, out5
1	1	out6, out7

TABLE1: Truth Table of Proposed Selective Precharge Circuit



Fig.2: 3:8 NOR Decoder Schematic using CG-FinFET

Total four combinations are possible from these two bits. In this way for any combination of address bits, only two out of eight word lines given in Fig.2 are charged, rest six word lines remain discharged. This can be seen from TABLE I. Moreover all the short circuit paths in these six word lines are eliminated which results in a significant reduction in total average power consumed. As extra transistors are added in the circuit so there is a slight increment in delay of the circuit .

Decoder Design Using IG-FinFET: Process variations are the result of unavoidable errors born during the fabrication process. As we move further into the deep sub-micron regime, process variations assume greater importance, since integrated circuits (ICs) become more sensitive to parametric variations [4], [5]. This is because the parametric dimensions of the devices like Gate Length (LG), Oxide thickness (Tox) and channel width (W) become comparable to the wavelengths of lights used in lithography processes. This results in random variations in the designed parameters which reflect as a less reliable

ISSN: 2278-4632 Vol-12 Issue-09 No.02 September 2022

device as the electrical parameters depending on these parameters listed above also become random. So in order to make a circuit more reliable, some circuit level techniques must be employed. To observe the process variation effects on the conventional NOR-based decoder design, the circuit given in Fig.3 has been simulated using Tanner EDA runs and the delay variations have been tabulated. The standard deviation has been



Fig. 3: Proposed Decoder Circuit using CG-FinFET

found to be 4.19 for the mean delay of 19.98ps. In order to suppress these variations, CG-FinFET is replaced with IGFinFET in proposed decoder circuit [6]. The schematic of proposed decoder with IG-FinFET is given in Fig.4. In IGFinFET we can operate the device as per requirement by applying suitable back gate bias voltage. Reverse bias on the back gate increases the threshold voltage of the device which reduces the sub-threshold leakage and also stabilizes the variations in delay due to process variations. A reverse bias of 0.4 volts on both PFinFET and NFinFET has been applied, and the circuit was simulated using same Tanner EDA runs. The delay variations due to process variation effects found to be suppressed to a large extent. Leakage power also got reduced due to the reverse bias applied to back gate.



Fig. 4: Proposed Decoder Circuit using IG-FinFET

RESULSTS

ISSN: 2278-4632 Vol-12 Issue-09 No.02 September 2022

+50.8

E 5-5dt v160-(CellOschennelic) D B G G G G M L T B B B G G D = = ± ± B * G * G * C + C + C + C + D + T * 5. File fde View Draw Cell Setup Toch Window Help I + o* ● B D C - 0 × ■ + * ● 8 D C C D B 17. and the second s

View 🔤 😨	27 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Libreries 37.	ColdSchematic	4 P X Property 1942
fet 🤄		Schewatic of
Al 9		DX T
A to Pade		an an
B LogicSeler		
A SPICE Demarks 4		Uyer n
Fday +	A second se	Stat
Celt	and the Plan Part of the State of the State State State State States The second states and the	in Day
	The art of the second s	The H
		in Day
		iii. 10m a. 100
		Spatron
The Internal And	Table (fame) (fam)	Desi ads.
	The second secon	Type ath
		- Narr vies or
Svedst ()		
Libraries Hererchy		Prop. Fret
Command		L9 C
point click 6.3 1.2 point click 6.7 - 0.4		1
faedy	Select	CAP NUM OVE
F D Type here to s	earch 💦 🔥 🖉 💼 🖬 🛷 🧱 👘 🖓 Hat weather 🔿 🗴	1125 ENG 1125
and the second sec		

Fig5 Decoder schematic design

Above snap represents over all 3:8 decoder architecture taken in tanner EDA tool with 2V as operating

voltage.

imulations	Chart1 (Itanient)	19 x 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Theorem 14
ar 🔳	Tanner T-Spice 16.01	C:\Users\hover\AppData\Local\Temp\rdff.sp 16:00:55 05/27/20	Fiter
Title Tinsettanjs -j# 30.00.05 m	4 9999447122110015000		Them
Add., James Riter	4 9999447122103014000 4 9999447122109014000 4 9999447122095013000		PIV QIV RIV
	4 9982903971215021000 4 9982903971210020000 4 9982903971200020000 4 9982903971200019000 4 9982903971200019000		Tana
Disense Chart Falseneters	426 1696915000007µ 426 1696915000007µ 5 426 16969150000004µ 426 1696905000004µ 426 1696905000004µ		
Tanda 2	1 1999 1 407 1 10 10 10 10 10 10 10	→ \$V.	
rate 1	4 99944207179 (200203000 4 99944207179 (87799609 5 4 99944207179 (87799609 4 99994207179 (87799609		0
	1999944671781020700000 L	300n 300n 360n 400n 500n 600n 700n 800n 900n 1000n Beconta	C
	Waveform Calculator	A the second	(9)
	Command Waveform Calculator		

Fig:6	Decoder	simulation	output	combination1
0				

ISSN: 2278-4632 Vol-12 Issue-09 No.02 September 2022

Above simulation results shows 3:8 decoder with input combination as all ones. i.e all inputs are

assigned to 5 V source.



Fig:7 Decoder simulation output combination2

Above simulation results shows 3:8 decoder with input combination as all ones except final input. i.e all

inputs first 2 inputs are asserted with 5v. Last input is asserted with 0V.

DBBBB	1 12 1	6 2 3	-	2.0		2	÷	- 1	a 9	. 5	8	10-	0.9	0 +01	: :		4	h	14	*7	9 N.	16	Λ	Ψ. 3	2	36	SCT.					ાદા	ECT.	1		0	-0	
Sensitiens	90	Chart	1 (fican	dent)	_							_	_			_	_	_			_	_	_	_	_						_	_	_	_	4.9.3	Ta		3
800	•	Tanne	r T-S	act of the second	ə 16	.01						C:V	Jse	rs\h	ove	riAp	>pC)ata	\Lo	call	Ter	np's	5150	.sp							19:	50:3	36.0	15/2	7/20	F	iter	-
Title Timestang		5 2 500	1												1														1								= v	1
100 LX 30 20 VI	· .	0.000	_						I.			1	_		_							_							_			<u>1</u>					Tecas	
A32	-	5 200	_	41.V			_		-		-	-		-		-		_	-		-	_	-	-	_	-			-	-		-	-	_	-		8079 - 8129	
ride (201)		\$ 2.500												сH																							121V	
	- 1	0.000		024		- and -	-14	19.00				12							2	de sete	لطبت			d and the			- Lateral							and -	-11		S/V	
	- 1	5.000	TT	92.7			TT		m			TT			-					TT	Ti		Π	TT	T		ΤT	TT	11			T	1		71		1.11	
	- 1	3 2 500											Ш			1.1			Π.					(U			11									
		5 000		939																																		
Toronto Chang Barran	Correct of	\$2.500		11							1										1																	
samen chart partnerer	A 17	0 000	111	-		<u> </u>	-14	_			1	10		1	_	1_1	_	_	Ц.	14		_		1.1				-	<u>15</u>			1			4			
Draveng Valable 1		5.000		44/4	10	17	-	-	-		Ť			-	-	T-T		-	T		-11		T	T	Ť	ΠF	1	-	1	-			-	-	m			
1	-	\$2.500																																				
Variable 2	1	0.000		av		L. BERRE										a			-			Las here																
15	-	5.000																																				
vetable 3	-1	0.000			Ш.	Jul.									4										_													
1		0.0	9904		9,10	0µ		9.25	H		1	1390			0,400	Dial.		0,5 Sect	à0µ Inds		0	1.0004			976	юн		9.8	90µ.		.0	900µ			1.000	T R	. c.	
		Weveform	r Calu	úter.															11122																	.255.6	-00	2
				_	_	_	_	_	_	-	-	_	_		-	-	-	-		-	-	-	-	-	-	_	_	_		1.11	100	N N	Vin	desi	1	_		1
		Common	-		(Tala)	-																																
Service and the service of the servi		surfame.	5 M		240																							ener.								1944	1000	100

Copyright @ 2022 Authors

ISSN: 2278-4632 Vol-12 Issue-09 No.02 September 2022

Fig:8 Decoder simulation output with all combination

Above simulation results shows 3:8 decoder with input all combination. Taken as timing diagram for

given design decoder.



Fig9 Power report

Above synthesis results shows 3:8 decoder power consumption report with total average power

consumption as well maximum peak power consumption.

ISSN: 2278-4632 Vol-12 Issue-09 No.02 September 2022

T-Spice s M.S (Swind)	ation Status] Satual Window	tieler.		- 0 ×
2	A 3. B 85 15			
Ingettier Celling Progress Severation of	maletat			
Total nodes: 32 Total devices: 80	Active devices 24 Pastive devices 32	Independent elurose II Controlled pources: 0		
General optio	ne: da = 1			-
Device and it	HOSTITE 24			
Ca billioner de Ca	paditnis - 11 paditnis - 11 maiatura - 1			
Voleage Sub Model Def	circuits - 3 initions - 2			
Compute thistpenists Binarde	d Nodels - 2 ni nodes - 27 ny nodes - 5			
*** 15 WARSIN	A HESSAGES GENERATED (WING SETUP		
Conventional Gain stepping Final gain wa	PC operating point on surceased lue = 10-012, during -	njutation Failed. - D		
Statute Manual Film	i litait Tener	D., Ebys.	1	
Hereined Stillers	Constraint Thisself			
				11. LOOM 11.
D Type he	the to search		A JITC Survey	10 4 IN1 1140 12

Fig10 Device utilization report

Above synthesis results shows 3:8 decoder area utilization report in terms of transistor count and power

sources.



Fig:11 Timing Summery

Above synthesis results shows proposed 3:8 decoder maximum combinational path delay in seconds.

TABLE2: Comparison of Delay and Power of Conventional and Proposed Decoder Schemes

Decoder Scheme	Delay (ps)	Average Total Power (µWatts)	Power Delay Product (fJ)			
Conventional Decoder with CG-FinFET	12.3	2262	27.82			
Proposed Decoder with CG-FinFET	19.98	142	2.83			
Proposed Decoder with IG-FinFET	22.7	126	2.86			

ISSN: 2278-4632 Vol-12 Issue-09 No.02 September 2022



Fig. 12: Process Variation Effects on Delay of Conventional and Proposed Design

CONCLUSION:

Juni Khyat

This research proposes 2 innovative decoder schemes using CG-FinFET and IG-FinFET technology. The first scheme uses a novel selective Precharge circuit which reduces the total average power consumption by 93% at the cost of slight increment in delay from 12.3ps to 19.9ps. The second decoder scheme uses independent gate mode of FinFET along with a reverse bias applied to the back gate. This reduces the leakage of the circuit by 11.26% and variations in delay due to process variations are suppressed by 68.76% as the standard deviation (σ) is brought down to 1.13 from 4.19. This is achieved at the cost of a very little increment in circuit delay from 19.9ps to 22.7ps, which is a negligible change. Thus these designs can be a promising decoder option for low power memory designs in high-speed processors.

References:

[1] D. Balobas "Design of Low Power, High Performance 2-4 and 4-16 Mixed-Logic Line Decoders" Institute of Electrical and Electronics Engineers IEEE 2015, 1549-7747 (c) pp. 1549-7747

[2] Kazuo Taki "A Survey for Pass-Transistor Logic Technologies" Kobe University 2013 pp.435-552

Juni Khyat

ISSN: 2278-4632 Vol-12 Issue-09 No.02 September 2022

(UGC Care Group I Listed Journal)

[3] Pooja Verma. "An Optimize Approach to Design MUX Based Decoder Using Source Coupled Logicism"Institute of Electrical and Electronics Engineers IEEE pp. 285-292 2016.

[4] B. Madhuri"Design of Low-Power High-Performance 2-4 and 4-16 Mixed-Logic Line Decoders" Institute of Electrical and Electronics Engineers IEEE Volume 9 /Issue 5 / MAR pp282-292 2018.

[5] D Komali "Design of Low-Power High-Performance 2-4 and 4-16 Mixed Logic Line Decoders"/Institute of Electrical and Electronics Engineers IEEE. pp.1613-1619 2018.0602076

[6] P. Ramakrishna "Design of Low Power High Performance 4 -16 Mixed Logic Line Decoder" Issn (Print): 2393-

8374, (Online): 2394-0697, Volume-5, Issue-4, pp. 344-349 2018

 [7] Soumen Mohapatra "An Optimization of 16×16 SRAM Array for Low Power Applications" International Research Journal of Engineering and Technology (IRJET) Rourkela pp.28-392015

[8] Y. Syamala. "Design of Low Power Cmos Logic Circuits Using Gate Diffusion Input (Gdi) Technique" (VIsics)

Vol.4, No.5, October pp.90-95 2013

[9] G. Deepika "a low power CMOS analog circuit design for acquiring multichannel eeg signals" (VLSICS) Vol.6,

No.1, February pp.25-37 2015

[10] Saikiran Sudhakar "A New Approach for Low Power Decoder for Memory Array" Indian Journal of Science and Technology2 Vol 9 (29) | August pp.2-4 2016

[11] Pranay Kumar Rahi "DESIGN AND SIMULATION OF 2–TO-4 DECODER USING 32nm, 45nm and 65nm CMOS TECHNOLOGY" (IJSRET), ISSN 2278 – 0882 Volume 4, Issue 3, March pp.270-273 2015

[12] Neil H. E. Weste "CMOS VLSI Design A Circuits and Systems Perspective "Institute of Electrical and Electronics Engineers IEEE 2011Addison-Wesley pp.61-95 2011

[13] M. Nirmala "Design of Low Power, High Performance 2-4 and 4-16 Decoders by using GDI methodology"
Institute of Electrical and Electronics Engineers IEEE ISSN 2348-117X Volume 6, Issue 12 December pp.392-397
2017

ISSN: 2278-4632 Vol-12 Issue-09 No.02 September 2022

[14] Ku. Priyanka"DESIGN OF LOW-POWER 2-4 MIXED-LOGIC LINE DECODERS WITH CLOCK BASED TECHNIQUE"

IRJET Volume: 05 Issue: 05 | May-pp.2785-2789 2018

[15] D. Markovic "A general method in synthesis of pass-transistor circuits" Microelectronics Journal 31 (2000)

pp.991–998

[16] Nakka Shekhar "Design of Low Power, High Performance 2-4 and 4-16 Mixed-Logic Line Decoders" Institute

of Electrical and Electronics Engineers IEEE pp.338-345 2016

[17] S. Hameeda Noor "Low Power High Performance Decoder Using Switch Logic" Institute of Electrical and

Electronics Engineers IEEE pp. 1-5 2018

[18] Telugu Priyanka "Design of low power, high performance 2-4 and 4-16 mixed logic line decoders"

International Research Journal of Engineering and Technology (IRJET) (2017) PAGES 2422 - 2426