Design of Multilayer ALU Using Landauer Clocking in Field coupled Nano Technology.

V.Nancharaiah¹, Rithanya Selvam², P.Sridevi³, P.S.S.S.Saketh⁴, P.Hemanth⁵

¹Associate Professor of ECE, Lendi Institute of Engineering and Technology, Vizianagaram, India. <u>nanch84@gmail.com</u>

^{2,3,4,5}UG Student of ECE, Lendi Institute of Engineering and Technology, Vizianagaram, India. rithanyaselvam278@gmail.com

Abstract-Quantum dot cellular automata is a field coupled nanotechnology which is an alternate to the transistor based technology(CMOS). The Transistor based technology has some limitations such as high power density levels, high leakage currents, high lithography costs. Thus, in order to overcome these problems QCATechnology has been chosen. It uses a Lauder clocking scheme to provide better performance. The Arithmetic Logic Unit (ALU) is the basic chunk for the digital computers sequenceto execute eight arithmetic & four logical operations. In which multiplexer and full adder plays a prominent cameo to perform the operation. Thus we proposed a new low complicacy 4:1 multiplexer and full adder based on the Coulomb repulsion. Based on these structures a one bit multilayerALUis designed.Hence the proposed structure will apply to even more complex systems. Moreover these structures are fiture in a QCA designer tool 2.0.3 version. The aim of the project is to diminish the area, power dissipation, delay and increase the speed.

Keywords—Quantum dot cellular Automata,Lauder clocking, Arithmetic Logic Unit(ALU),Multiplexer,Full adder.

I. INTRODUCTION

Transistor based technology (CMOS) [1] is a reputable machinery which is utilized in the arrangement of very large scale integration circuits. It has unnamed limitations such as high leakage current, power thermal, high cost, manufacturing process complexity increased, degradation of speed due to scaling. Thus in order to overcome these limitations QCA is a contemporary procedure to analyse and perform eminent digital circuits at nano scale. Itis the field coupled nanotechnology which replaces the bulkcmostechnology. It has numerous advantages such as small featured size at the molecular, area occupied by the circuit is less. In 1993 Lent and Tougaw inaugurated the QCA which serves the neighboring cells based on the coulomb repulsion. Hence, QCA is classified into three categories such as a metal QCA, molecular QCA, magnetic QCA.We considered a molecular QCA in which this method includes a square pattern QCA cell with four charged containers are known as quantum dots. Unlike in the typical computers in which data is conveyed from one deposit to another by providing electrical current. Where as in QCA there is no need of electrical current Thus, the data is fetched from one cell to another based on the polarization state. HenceBased on the polarized state the binary operation is considered.Landauerclocking is most common scheme used in QCA.

Arithmetic and logic unit is the basic component for the digital computer sequence to enactarithmetic and logical operations. In this paper a new low complicacy 4:1 multiplexer and full adder is designed. Thus based on these structures one bit multilayer ALU is implemented to perform twelve operations which includes 4 logical and 8 arithmetic operations. The main aim of the project is to increase the speed and diminish the area and power dissipation. Proposed structures widen its applications over optical computing, quantum computing.

The rest of this concise is catalogued as below: Overview of QCA, clocking in QCA is shown in vicinity 2. The affirmed formation of 4:1 multiplexer and full adder is shown in vicinity 3.In vicinity 4the affirmedmultilayer one bit QCA ALU is shown. In vicinity 5 Simulated wave forms are shown. Conclusion of our project is shown in vicinity 6.

II. OVERVIEW OF QCA

A. QCA CELL

QCA has unbelievable eventual to oust the cmos technology. QCA is implemented by a quadratic cell called QCA cell. A square pattern cell repose of four aluminum metal dots which are known as quantum dots .These quantum dots are situated at corner of the cell. In which they aresurrounded by a insulating material. InQCAthe data is fetched from one cell to another based on the polarization state. Hence due to the polarization state the binary operation is considered.The localized electrons will occupy diagonally or 45 degrees based on the coulomb repulsion thus, it is much efficient than the electrons which are located adjacently.These electrons are connected through a tunnel junctions.





In QCA, the binary operation is carried out by the spin of localized electron within a cell.Based on the polarized states the binary operation is considered.Further QCA cell is completely polarized state known as cell polarization.It is denoted as p=+1 which will be represented as '1' in binary and p=-1 is considered as '0' in binary as shown in figure 1.

B. Clocking in QCA.

In QCA the clocking is not a separate wire which will be bolster into a circuit .It is the cyclically explore to be aelectric field which checks potential barrier within a cell. Clocking mechanism shows a vital cameo in a QCA circuit which provides a power gain and to make sure that QCA cell won't resolve into a meta stable state .so in order to prevent from the meta stable states clocking is important.There are four colors of clocking zones in which individual zone has an unique colour.Thus, four clock zoneis known as landauer clocking .The four clock zones are shown in figure 2.



Fig. 2. Representation of Four Clock zones.

If all zones having same color then it receives the same color phases at the same time. In clocking mechanism which includes Switch, Relax, Hold, and Release phases [2] In first (switch) phase the tunneling barrier start to rise and the cells become polarized with respect to the state of input cell. The second (hold) phase stretched to the tunneling. In third (release) phase tunneling barriers are lowered.Finally, the fourth (relax) clock phase cells remain unpolarizedstate. The four clock phases are shown in figure 3.



Fig. 4. Four phases of clock zone.

IIIPROPOSED QCA STRUCTURES.

A.Arrangement of a Full Adder

Full adder is the prominent basic component used in the arithmetic operations[3] it performs not only sum operation but also other arithmetic operations such as

ISSN: 2278-4632 Vol-10 Issue-5 No. 7 May 2020

multiplication, divisionandsubtraction. We used majority gate along with XOR gate to implement a full adder. There are three inputs such as A,B &Cin. Thus, it generates the two outputs sum and carryout. These can be estimated by equation 1 and equation 2.

$$Sum = A \oplus B \oplus Cin \tag{1}$$

Carryout = AB + BCin + CinA = M(A, B, Cin)(2)

Here 'M'denotes majority gate. The output is produced based on coulomb repulsion. The urged structure includes majority gate and XOR gate.



Fig.5Full adder structures (a) Logical setup (b)circuit.

B. Affirmed multiplexer for arthimetic unit

The Arithmetic and logical operations are shown in table I .There are eight arithmetic functions in which the sum operation is fixed for all eight functions. Thus, all the arithmetic operations are easily performed with designed full adder. In four cases when Cin is '0' then the operation will have addition with '0'.If Cin is equal to'1' then the sum remains with '1'. Whereas the value 'A' along with addition of input Cinis hookedfor all eight arithmetic operations.In which they are directly joined to full adder. Removingvalue'A' additionwith respect to '0' and addition with respect to'1'from tableI, leftover values are shown in table II which are inputs of full adder.

TABLE I.OPERTAIONS OF QCA ALU

Operations Mode S1 S0 Cin Out

Copyright © 2020 Authors

Logical	0	0	0	×	A⊕B
	0	0	1	×	A^ B
	0	1	1	×	$A \lor B$
	0	1	1	×	Α'
Arithmetic	1	0	0	0	А
	1	0	0	1	A+1
	1	0	1	0	A-1
	1	0	1	1	А
	1	1	0	0	A+B
	1	1	0	1	A+B+1
	1	1	1	0	A+B'
	1	1	1	1	A-B

TABLE II. REPRESENTATION OF FULL ADDER



(A)Truth table

(B) K-map

The urged 4:1 multiplexer is made to show the familiar output. Moreover, the output of 4:1 multiplexer is given by equation (3).

$$Y = [(\overline{S1S0} \times 0) + (\overline{S1S0} \times 1) + (S1\overline{S0} \times B) + (S1S0 \times \overline{B})]$$
$$= [(\overline{S1S0}) + (S1\overline{S0B}) + (S1S0\overline{B})]$$
(3)

The output arrangement of multiplexeris in the sum of product of canonical form. Therefore above equation can be rewrite as

$$Y = \left[\left(\overline{S1}S0 \times (B + \overline{B}) \right) + \left(S1\overline{S0} \times B \right) + \left(S1S0 \times \overline{B} \right) \right]$$

From the above equation, it can be modified as shown in equation 4.

$$Y = [B(\overline{S1}S0 + S1\overline{S0} + S0\overline{B}(S1 + \overline{S1})]$$
(4)

The proposed 4:1 multiplexer is based on equation 4..Here we considered three majority voters. The QCA layout and logical diagramis delineated in figure 6.

ISSN: 2278-4632 Vol-10 Issue-5 No. 7 May 2020



Fig. 6 (a) circuit(b) Logical setup of 4:1 Multiplexer

C. Affirmed multiplexer for logical unit.

It perform operations such as AND,XOR,OR and NOT .This unit is implemented based on the coulomb repulsion.

$$Y1 = [\overline{S1S0}(A \oplus B) + \overline{S1S0}(AB) + S1\overline{S0}(A + B) + S1S0(\overline{A})]$$
(5)
$$= \overline{S1S0}\overline{AB} + \overline{S1S0}A\overline{B} + \overline{S1}S0AB + S1\overline{S0}A + S1\overline{S0}B + S1S0\overline{A}$$

Equation 5 can be simply modified as follows in Equation6.

 $Y1 = S1S0\bar{A} + \overline{S0}\bar{A}\bar{B} + \overline{S1S0}A + \overline{S1}\bar{A}(S0 \oplus \bar{B})(6)$

It shows that equation 6 is designed for the logical unit of proposed ALU structure.

IV IMPLEMENTATION OF QCA ALU STRUCTURE.

ALU is most important or all the digital computers sequence to executearithmetic and logical unit.The operations like sum, subtraction, multiplication, division are performed by arithmetic unit. logical unit performs NOT, AND and OR. In digital computers binary data is represented in 16, 32 and 64 bit quantities.Thus we considered a 1 bit quantities to design a circuit. Further the proposed QCA ALU is applicable for quantum computing, DNA mapping.The logical diagram and layouts are shown in figure 7 and 7.1 respectively.



Fig 7. Logical setup of QCA ALU

Page | 124



Layer2



Layer3







Layer5

Fig7. Layout of one bit multilayer ALU.

ISSN: 2278-4632 Vol-10 Issue-5 No. 7 May 2020

V SIMULATION RESULTS.

The urged scheme are evaluated by the QCADesigner version 2.0.3 in which clock rate is 1Thz.QCA is opted to reduce the clock latency area and power consumption.

In TableIII, TableIV & TableV shows that 4:1 multiplexer and ALU are correlated with the peer architectures. The contrast shows that stipulation of area, cell count, and latency.

TABLE III. COMPARION OF VARIOUS QCA FULL ADDER.

Full adder designs	Cell count	Area (μm²)	Clock cycle
[4]	35	0.0288	1
[5]	33	0.02	0.5
[6]	53	0.047	0.75
[7]	41	0.03	4
[8]	46	0.04	4
Proposed structures	26	0.03	0.5

TABLE IV.	COMPARION OF VARIOUS SINGLER LAYER
	4:1 MULTIPLEXERS.

4:1 Multiplexers designs	Cell count	Area (µm²)	Clock cycle
[9]	61	0.08	4
[10]	107	0.15	1
[11]	107	0.17	5
Proposed structures	42	0.07	1

TABLE V.	COMPARION OF VARIOUS QCA ALU.
----------	-------------------------------

ALU designs	Cell count	Area (μm²)	Clock cycle
[12]	12	0.624	N/A
[13]	4	0.78	3
[14]	5	0.76	5
Proposed structures	12	0.245	2.25

A. Structural analysis

In the bi stable simulation considered to analyse the proposed designs. Thus simulation results of 4:1 multiplexer, full adder and one bit multilayer ALU is shown in figure 8(a),8(b),8(c).



8(a)



8(b)

max: 1.00e+000 S1 min: -1.00e+000	
max: 1.00e+000 S0 min: -1.00e+000	
max: 1.00e+000 A min: -1.00e+000	
max: 1.00e+000 B min: -1.00e+000	
max: 1.00e+000 Mode min: -1.00e+000	
max: 1.00e+000 Cin min: -1.00e+000	
max: 9.49e-001 Output min: -9.49e-001	
max: 9.49e-001 Cout min: -9.49e-001	מינים להמנה להמילים להמינים מיניים להמינים לא להמילים לא להמילים המינים להמנות להמינים לא המינות המינות

8(c)

Fig 8.Simulaed waveforms (a) 4:1 multiplexer (b) full adder (c)one bit ALU.

VI CONCLUSION.

In this paper multilayer one bit ALU is designed. The Arithmetic Logic Unit (ALU) is the basic chunk for the digital computer sequence to enact arithmetic and logical operations. In which the affirmed ALU performs eight arithmetic and four logical operations, in which multiplexer and full adder plays a prominent cameo to perform the operation. Thus we proposed a new low complicacy 4:1 multiplexer and full adder. Thus multiplexer has 42 cells, $0.06 \mu m^2$ area, &one clock latency. Where as in preceding implementations has 62 cells and four clock latency. By utilizing these basic QCA layouts a new efficient 1-bit multiplexer is implemented in which it performs total 12 operations. The results shows that its area $0.24 \mu m^2$ and 2.2 clock cycles. The designed ALU is applicable for digital computer, quantum computing and

many more applications. Future extension is to reduce the area as well as to implement the two bit multilayer ALU.

REFERENCES

- [1] D. Abedi and G. Jaberipur, "Decimal Full Adders Specially Designed for Quantum-Dot Cellular Automata," *IEEE Trans. Circuits Syst. II Express Briefs*, vol. PP, no. 99, pp. 1–5, 2017.
- [2] V. Pudi and K. Sridharan, "New Decomposition Theorems on Majority Logic for Low-Delay Adder Designs in Quantum Dot Cellular Automata," *IEEE Trans. Circuits Syst. II Express Briefs*, vol. 59, no. 10, pp. 678–682, Oct. 2012.
- [3] G. Cocorullo, P. Corsonello, F. Frustaci, and S. Perri, "Design of Efficient BCD Adders in Quantum-Dot Cellular Automata," *IEEE Trans. Circuits Syst. II Express Briefs*, vol. 64, no. 5, pp. 575–579, May 2017.
- [4] Y. Zhang, G. Xie, M. Sun, and H. Lv, "Design of normalised and simplified FAs in quantum-dot cellular automata," *J. Eng.*, vol. 1, no. 1, pp. 1–9, 2017.
- [5] H. Rashidi and A. Rezai, "High-performance full adder architecture in quantum-dot cellular automata," *J. Eng.*, vol. 1, no. 1, pp. 1–9, Jun. 2017.
- [6] R. Jaiswal and T. N. Sasamal, "Efficient design of full adder and subtractor using 5-input majority gate in QCA," in 10th International Conference on Contemporary Computing, (1C3), 2017, pp. 1–6.
- [7] S. R. Heikalabad, M. N. Asfestani, and M. Hosseinzadeh, "A full adder structure without crosswiring in quantum-dot cellular automata with energy dissipation analysis," *J. Supercomput.*, vol. 74, no. 5, pp. 1994–2005, 2018.
- D. Mokhtari, A. Rezai, H. Rashidi, F. Rabiei, S. Emadi, and A. Karimi, "Design of Novel Efficient Full Adder Circuit for Quantum—dot cellular automata technology ,"vol-31,no june,pp.279-285,2018.
- [9] M. Naji Asfestani and S. Rasouli Heikalabad, "A unique structure for the multiplexer in quantum-dot cellular automata to create a revolution in design of nanostructures," *Phys. B Condens. Matter*, vol. 512, no. January, pp. 91–99, 2017.
- [10] H. Rashidi, A. Rezai, and S. Soltany, "Highperformance multiplexer architecture for quantum-dot cellular automata," *J. Comput. Electron.*, vol. 15, no. 3, pp. 968–981, 2016.
- [11] H. Rashidi and A. Rezai, "Design of Novel Efficient Multiplexer Architecture for Quantum-dot Cellular Automata," J. Nano- Electron. Phys., vol. 9, no. 1, pp. 1012-1-1012–7, 2017.
- [12] A. Kamaraj and P. Marichamy, "Design and implementation of arithmetic and logic unit (ALU) using novel reversible gates in quantum cellular automata," in 4th International Conference onAdvanced Computing and Communication Systems (ICACCS), 2017, pp. 1–8.
- [13] M. G. Waje and P. K. Dakhole, "Design and implementation of 4-bit arithmetic logic unit using Quantum Dot Cellular Automata," 2013, pp. 1022– 1029.
- [14] B. Ghosh, A. Kumar, and A. K. Salimath, "A Simple Arithmetic Logic Unit (12 ALU) Design Using Quantum Dot Cellular Automata," *Adv. Sci. Focus*, vol. 1, no. 4, pp. 279–284, Dec. 2013.